Seite 2 von 2 ErsteErste 12
Ergebnis 16 bis 25 von 25

Thema: Hilfe bei GP300 Programmierung

  1. #16
    Registriert seit
    09.08.2012
    Beiträge
    9
    OK Danke. habe 7,5V (8V) angelegt. Die Frage weil in diesem Beitrag bereits die Aussage von 12V war.
    Nun habe ich leider das nächste Problem .... :-(

    Alter Schleptop mit DOS 6.22 kein Problem. Software drauf und gestartet. PC Einstellungen (Configure Computer) Menü Archiv und Backup Einträge angepasst. Dann wollte ich noch schnell die COM Schnittzstelle überprüfen und bekam o.a. Fehlermeldung. Beim Zugriff auf die Schnitstelle blinkt die grüne LED am Programmieradapter -> also zumindest richtige Schnittstelle würde ich sagen. Sonst noch was zu beachten??

    Im Voraus schon mal vielen - vielen Dank für euer Bemühen.

    Gruß Timo

    Ha - geht doch :-).

    Nach diversen Einträgen von wegen - zu schneller PC (DX2/66) hab ich einfach mal die Baudrate auf 9600/e/7/1/- gesetzt und schwupsdiwupst da isst. :.)

    Also erstmal komme ich hier weiter ....

    Also doch noch ein Beitrag :;-)

    Frquenzen, Auto Squelch etc. kein Problem.

    Wollte aber jetzt für PMR Kanal 8 VOX einrichten um das Teil auch als Babyfon zu benutzen.

    Im Tool für Kanal VOX auf Y gestellt und programmiert. Tut sich aber nix wenn man auf Kanal 8 in das Micro pfeift / redet / schreit ...

    Dann ist mir noch nicht ganz klar wofür die 2. Funktionstaste am Gerät ist. Die erste schaltet den Auto Squelch aus - OK. Bei der 2. geht die LED am Gerät von rot auf orange und TX funktioniert anscheinend nicht mehr. ??

    Danke und Gruß Timo.

    Hallo - da bin ich wieder ...

    werde in diesem Zuge auch die HFG der Firma updaten und auf Freenet Kanäle umstellen.
    Soweit alles klar ABER:

    Ich weis nix mit der Spalte "Referenz Teiler" unter der Option (Frequenztabelle) anzufangen. Könnte mich mal einer aufklären was es mit 2.1/2.1 , 2.225/2.1 , 2.4/2.4 und 2.225/2.4 auf sich hat.

    Also ich GLAUBE zu wissen daß es der Frequenzabstand zwischen RX und TX ist aber wie kann ich diese Info umsetzen? Ist z.B. 2.4/2.4 besser als 2.1/2.1 oder ist bei den Freenet Frequenzen vielleicht nur 2.1/2.1 erlaubt??

    Danke und Gruß

    Timo
    Geändert von Quietschphone (26.08.2012 um 00:15 Uhr) Grund: Beiträge zusammengeführt

  2. #17
    Registriert seit
    21.09.2009
    Beiträge
    2.678
    Hallo!

    Zitat Zitat von timoterror Beitrag anzeigen
    Wollte aber jetzt für PMR Kanal 8 VOX einrichten um das Teil auch als Babyfon zu benutzen.

    Im Tool für Kanal VOX auf Y gestellt und programmiert. Tut sich aber nix wenn man auf Kanal 8 in das Micro pfeift / redet / schreit ...
    VOX-Funktionalität ist bei Handfunkgeräten IMMER an die Nutzung eines geeigneten Headsets bzw, externes Handmikrofon gebunden.
    Habe noch nie ein echtes Betriebsfunkgerät gesehen, welches das eingebaute Standard-Mikrofon für VOX-Steuerung zugelassen hätte.

    Grüße aus Dortmund

    Jürgen Hüser

  3. #18
    Registriert seit
    21.09.2009
    Beiträge
    2.678
    Hallo!

    Zitat Zitat von timoterror Beitrag anzeigen
    werde in diesem Zuge auch die HFG der Firma updaten und auf Freenet Kanäle umstellen.
    Bitte was? Wer bitte hat dich dazu angewiesen und auf wessen Verantwortung willst du das machen?
    Bist du überhaupt in der Lage die Geräte endsprechend der geltenden Auflagen ab zu gleichen?

    Würde mich doch sehr wundern, denn dann käme folgende Frage gar nicht erst auf:

    Zitat Zitat von timoterror Beitrag anzeigen
    Soweit alles klar ABER:

    Ich weis nix mit der Spalte "Referenz Teiler" unter der Option (Frequenztabelle) anzufangen. Könnte mich mal einer aufklären was es mit 2.1/2.1 , 2.225/2.1 , 2.4/2.4 und 2.225/2.4 auf sich hat.

    Also ich GLAUBE zu wissen daß es der Frequenzabstand zwischen RX und TX ist aber wie kann ich diese Info umsetzen? Ist z.B. 2.4/2.4 besser als 2.1/2.1 oder ist bei den Freenet Frequenzen vielleicht nur 2.1/2.1 erlaubt??
    Nein, nein, nein....das hat nix mit RX/TX-Abstand zu tun, auch nix mit erlaubt/verboten!
    Das Wort "Referenzteiler" ist für jeden Menschen sonnenklar, der weis wie prinzipiell eine PLL funktioniert.

    Leute, ganz ehrlich:
    Wenn dein Cheff in der Firma meint, das ein Umstieg auf Freenet "sinnvoll" sein könnte, sollte er sich durch einen Funktechniker unbedingt beraten lassen:
    Freilich kann man GP300 für Freenet einrichten, aber nicht generell. Nicht alle VHF-GP300 sind für das 12,5kHz System geeignet, welches bei Freenet vorgeschrieben ist.

    Die Spielregeln stehen in diesem Dokument:
    http://www.funktechnik-hueser.de/TMP...07_Freenet.pdf

    Ein legaler Betrieb von GP300 die "nur auf Freenet programmiert" wurden ist quasi undenkbar!

    Je nach Gerätevariante "reicht" quaso Programmierung + Abgleich.
    Bei Pech kommt für einige oder gar alle Geräte noch ein Umbau (Filterwechsel) auf der Platine hinzu.

    Und darüber hinaus sollte unbedingt eine Beratung erfolgen über die Vor- und Nachteile von Freenet.
    Sich den Betriebsfunkkanal mit einer ganzen Horde von Hobbyfunkern und spielenden Kindern teilen zu müssen ist nicht gerade erstrebenswert.
    Der komplette Verzicht auf Mobilfunkgeräte und Feststation ist ein weiterer Grund, weswegen es fraglich ist ob man sich die geringen Gebühren (schlappe 1,xx€ je Monat und Funkgerät) sparen sollte.

    Grüße aus Dortmund

    Jürgen Hüser

  4. #19
    Registriert seit
    09.08.2012
    Beiträge
    9

    GP300 Select 5 - Referenz Teiler

    Also das bei PLL die Frequenz durch eine elektr. Schaltung und nicht mehr durch einen Quarz erzeugt wird ist mir schon klar. Sonst könnte man die Geräte ja nicht programmieren.
    Deshalb muss ich aber nicht im Detail die Beschaltung kennen/verstehen. Meine Frage war generel welche Funktion hinter Frequenzteiler steht.

    Bzgl. der HFG´ der Firma sind genau 2 Stück vorhanden die Cheffe mal aus Insolvenz für lau bekommen hat. Beide sind aufeinander abgestimmt und haben immer funktioniert.

    Da ich aber auch für lau ein UHF Gerät bekommen hab wollte ich mir das HFG auf PMR446 umprogrammieren und als Babyfon benutzen. Somit habe ich Software + RIB. Leider bekomme ich VOX noch nicht zum laufen.

    Daher aber die Intetion mal auf die Firmen Geräte zu gucken und diese zumindest in den Freenet Bereich zu schieben.

    Für den Rest ist meine Chef verantwortlich. Sollte aber egal sein da die Geräte max. 2x pro Jahr gebraucht werden. Eigentlich viel zu schade für die AKKU´s. Die kauf ich alle 3 Jahre neu da die alten sich quasi TOT gelegen haben.

    MfG Timo

  5. #20
    Registriert seit
    09.08.2012
    Beiträge
    9

    Motorola GP300 Select 5 Programmierung Frequenz Teiler

    Also habe bei Motorola DAS gefunden:
    Ich kann zwar gut Englisch aber da bin ich dann doch ausgestiegen :-)
    Vielleicht kann ja jemand das mit "Wenn du "die" FQ mit dem "Kanalabstand" hast must du "das" eintragen" übersetzten.

    Der Text ist so lang das man daraus VIER Beiträge machen muss !!!!
    Tut mir leid aber da schon in vielen Foren danach gefragt wurde kann ich leider auch nur mit diesem hochtechnischem Text dienen.

    ************************************************** ************

    This invention relates to frequency synthesizers in general, and more particularly to fractional-N-frequency synthesizer for producing variable modulated output frequency fout.

    Frequency synthesizer generally comprise phase lock loop (PLL) circuits which provides many frequency outputs from a single reference frequency. In a PLL circuit, various output frequencies fout may be produced by varying a loop divisor K. The loop divisor K is programmed into a programmable divider circuit in order to set the desired output frequency fout. The output of the programmable divider is applied to a phase detector which operates in a conventional manner comparing the phase of the divided output signal with a reference frequency fref from a reference oscillator. The output of the VCO is locked to the desired frequency when no phase error exists between the phase detector inputs. Accordingly, the output frequency of the synthesizer fout = K*fref.

    Fractional-N-synthesizers may be used to increase the frequency resolution of the PLL circuit as well as maintaining a fast frequency lock time. In fractional-N synthesizers, the output frequency fout is related to to a reference frequency source by the relationship fout (M.F) x fref. Where M.F is equal to the divisor value K. In the fractional synthesizer, (M.F) is produced by a fractional loop divider and consists of an integer part M and a fractional part F. The fractional part F is equal to N/D where N is a fractional numerator and D is a fractional denominator. N and D comprise integer numbers. When fout is an integer multiple of the fref, the fractional part F as well as N are equal to zero. On the other hand, when fout is not an integer multiple of the fref, the M.f is a real value for all the non-zero values of N. Because a digital divider operates with integer values, fractional division is simulated by switching between different integer values of divisors such that the average divisor value is equal to the loop divisor K. However, this switching of the divisors results in spurious sidebands. The goal in designing a synthesizer is to keep the amplitudes of these sub-harmonic spurs below some acceptable limit.

    In a fractional-N synthesizer disclosed by Martin in U.S. patent No. 4,816,774, the spurious side bands are improved by providing dual accumulator compensation means. In Martin's fractional N-synthesizer, the compensating means reduce the generated spurs for all non-zero values of N by integrating the fundamental . An offset value may be selectively introduced in the accumulators in order to produce a wave form having an acceptable spurious content. However, Martin's fractional synthesizer does not provide any compensation, when N is equal to zero because the spurious signals are generated only when the programmable divider performs a fractional division. No spur is generated when the programmable divider performs a integer division.

    In some applications, such as in transmitter local oscillator applications, it may become necessary to modulate the output frequency fout with a modulating signal which may contain voice or data messages. In these applications the divider value of the programmable divider as well as the VCO are modulated with the modulating signal. One such method of modulation is disclosed in a pending U.S. patent application serial No. 07/499,102 filed on 3/26/1990 and assigned to the assignee of the present application. In this method, the programmable divider is modulated by varying the loop divisor K in accordance with the digital representation of the modulating signal. In cases where fout is an integer multiple of the fref (i.e. N=0) application of the modulating signal may provide an instantaneous non-zero value for N. Therefore, the fractional N synthesizer of the prior art may not compensate for the generated spurs due to instantaneous non-zero value of N which is caused by the application of the modulating signal since compensation only occurs for non-zero values of N.
    Geändert von timoterror (23.08.2012 um 18:47 Uhr)

  6. #21
    Registriert seit
    09.08.2012
    Beiträge
    9
    SUMMARY OF THE INVENTION:
    Accordingly, it is the object of the present invention to provide a fractional N-synthesizer which compensates for spurs generated due to application of a modulating signal.

    The fractional-N frequency synthesizer for providing a modulated output frequency fout comprises a synthesizer loop which includes a voltage controlled oscillator for providing the output frequency fout. The output frequency fout is equal to K* fref. A fractional loop divider divides the output frequency fout by a fractional modulus J which is equal to J= M+N/D where:

       M=integer divider

       N=fractional numerator

       D=fractional denominator.

    The programmable divider compensates for the generated spurs of the frequency synthesizer when N is equal to a non-zero integer. The synthesizer also includes modulation means for varying the modulus of the fractional loop divider in accordance with a modulating signal. A reference divisor R selected to provide a reference frequency fref so as to provide a non-zero fractional numerator N.

    BRIEF DESCRIPTION OF THE DRAWINGS:
    FIG. 1 is a block diagram of a fractional-N frequency synthesizer with spur compensation in accordance with the present invention.

    FIG. 2 is a block diagram of a fractional loop divider of the fractional-N frequency synthesizer of FIG. 1.

    FIG. 3 is a block diagram of a signal processor of the fractional-N frequency synthesizer of FIG. 1

    FIG. 4 is a graph of the side band noise of a voltage controlled oscillator of the fractional-N frequency synthesizer of FIG. 1.

    DESCRIPTION OF THE PREFERRED EMBODIMENT
    Referring to FIG. 1, block diagram of a fractional-N frequency synthesizer 10 according to the present invention is shown. The frequency synthesizer 10 utilizes well known phase locked loop (PLL) principals for generating various frequency outputs fout from a single reference frequency fref. In the preferred embodiment of the invention, the synthesizer 10 comprise the means for generating the transmitter and/or receiver local oscillator frequency for a mobile or a portable communication unit (not shown), such as a two-way radio. The synthesizer 10 includes a reference oscillator 11 for generating an oscillation frequency Fosc. In the preferred embodiment of the invention the reference oscillator 11 comprises a crystal oscillator having an oscillator frequency Fosc=16.8 MHZ. The oscillator output is applied to programmable fractional reference divider 12 which provides the reference frequency fref for the synthesizer 10. The fractional reference divider 12 divides the oscillator frequency Fosc by a programmable reference divisor R to provide reference frequency fref. Accordingly, Fosc = R* fref.

    A phase detector 13 compares the phase difference between the output of fractional reference divider 12 and output of a programmable divider 16 and provides a phase error voltage or current according thereto. The phase error voltage is coupled to a voltage controlled oscillator (VCO) 15 via a low pass filter 14. The VCO locks to a desired output frequency fout, when no phase error exists between the inputs of the phase detector 13. The output of the VCO 14 is connected to the programmable divider 16. The output of the programmable divider 16 has a divider frequency fd which as well as being applied to the phase detector 13 provides a clock input for a signal processor 17 and a fractional loop divider 21. The signal processor 17 is connected to the programmable divider 16 which divides the output frequency fout by a loop divisor K. The loop divisor K is a ratio by which the output frequency fout is divided and compared to the fref and accordingly the following relationship exists between the frequency output fout and reference frequency fref: fout= K*fref.

    It is well known in the art that in a fractional-N synthesizer it may be necessary to periodically adjust the loop divisor K in a manner such that the average output frequency is equal to the desired output frequency fout. In the preferred embodiment of the invention, the frequency synthesizer 10 is capable of providing an FM modulated output frequency fout. The modulation of the output frequency is accomplished by a phase modulation technique in which the loop divisor K is varied with time as a function of a modulating signal 9 and a fractional modulus J. The signal processor 17 receives the fractional modulus J form a fractional loop divider 21 and modulates it in accordance with a digital representation of the modulating signal 9 provided by an analog to digital converter (A/D converter) 18. The phase modulation is achieved by introducing to the loop divisor K a variation which is a function of the instantaneous amplitude of the modulating signal 9. The variation in loop divisor K causes a phase perturbation in the loop. The perturbation in the loop can be measured at the output of the VCO 15 as variation in frequency proportional to the amplitude of the modulating signal 9. It is well known that a PLL circuit attenuates frequency components of the modulating signal above the PLL unity gain frequency. Therefore, the modulating signal 9 must be additionally applied to the VCO 15 if frequency components of the modulating signal exceed the unity gain frequency of the PLL. This technique is known as two spot modulation. Accordingly, the VCO 14 may receive a modulating signal 9 that directly modulates the VCO using well known techniques, such as direct frequency modulation (FM). As will be described below, the signal processor 17 includes means for modulating the fractional modulus J in accordance with the the modulating signal 9. The A/D convertor 18 is clocked in by a sampling signal 19 at an arbitrary rate fs.

    The fractional loop divider 21 comprises a programmable fractional divider identical to the fractional divider described in Martin, U.S. patent No. 4,816,774 titled "Frequency Synthesizer with Spur compensation" and assigned to the assignee of the present invention which is hereby incorporated by reference. The fractional loop divider 21 may be programmed via a controller 22 to generate the desired fractional modulus J. The fractional modulus J is determined by the following formula: J=M+N/D

    where:

       M=integer divider

       N=fractional numerator

       D=fractional denominator.

    One of ordinary skill in the art will appreciate that the fractional denominator D sets minimum frequency steps by which the output frequency fout may be incremented. The frequency steps are therefor determined by the ratio of fref/D. It is well known that in radio communication applications where the synthesizer 10 is utilized as a local oscillator, the frequency steps determine the achievable channel spacing of the communication system. In this applications the frequency step must be an integer multiple of the channel spacing. For example, in a communication system having a 25 kHz channel spacing, the frequency steps may comprise 1, 1.25, 5, 6.25, 12.5 or 25 kHz.

    The controller 22 comprise any well known microcomputer, such as a MC68HC11 family of microcomputers manufactured by Motorola Inc. The controller 22 provides the reference divisor R for the fractional reference divider 12. In the preferred embodiment of the invention the fractional reference divider 12 comprise a fractional divider similar to the fractional divider of fractional loop divider 21. The reference divider R may assume one of a predetermined number of integer or fractional values.

    The fractional numerator N comprises the number of frequency steps by which the output frequency is incremented from M* fref. Accordingly if the desired frequency output fout is a integer multiple of reference frequency fref then fractional numerator N is equal to zero. Preferably, an offset value could be added to the fractional numerator N to provide optimum spur characteristics for any desired output frequency fout. A memory device 23 which may comprise an electrically erasable programmable read only memory (EEPROM) is utilized to contain prestored frequency data including M,N, R and D for use by the fractional loop divider 21 so as to produce appropriate fractional modulus J for a desired output frequency fout.

    The microprocessor controller 22 reads the frequency data from the memory 23 and supplies the data to the fractional loop divider 21. A frequency selector 24 is coupled to the microprocessor controller 22 for addressing the appropriate memory location which contains frequency data for the selected frequency. In applications such as two-way radios, the frequency selector may correspond to a channel switch.

  7. #22
    Registriert seit
    09.08.2012
    Beiträge
    9
    Referring to FIG.2 the block diagram of the fractional loop divider 21 is shown. The detailed operation of the fractional loop divider 21 is fully described in the issued patent to Martin. Here, the operation of fractional loop divider 21 will be described to the extent necessary for understanding of the present invention. The fractional loop divider 21 is includes means for minimizing spurs generated by the fractional division operation of the fractional N-synthesizer. The desired effect is achieved by a compensating means which substantially cancels the spurs generated by the fractional division operation. The compensating means consists of data register 22, accumulators 24 and 25 with programmable inputs, a multiplexer 23, a logic control circuit 27, and an offset control circuit 26. The data register receives the fractional numerator N and offset value and the fractional denominator value D from the controller 22 of FIG. 1. The accumulator 24 comprises a clocked register with a capacity which corresponds to the fractional denominator D to which the fractional numerator N is added after each clock cycle (fd cycle). Therefore, the accumulator 24 performs a digital integration of the fractional numerator N by sequentially adding the digital representation of the modulating signal 9 in each clock cycle. Each time the accumulator capacity is reached the accumulator overflows and a carry is generated. For each clock cycle when a carry is not generated the loop divisor K counts by its programmed value. For each clock cycle that a carry is generated the modulus of the divider is increased by one. The capacity D of the accumulator is scaled such that it corresponds to a 2π radians phase addition to the loop. Therefore, the contents of the first accumulator 24 represent the instantaneous value of the difference in phase between the output frequency fout and the actual frequency. Over D cycles of the divider output, N carry pulses are produced by the accumulator and the average value of the divider modulus has a integer divider part M equal to the programmed value of the divider and a fractional part equal to N/D. Thus a non-integer value for the fractional modulus J is created. It should be noted, however, that the difference between the average divider modulus and the instantaneous fractional modulus J causes a well defined and predictable phase perturbation to the PLL. This causes predictable and well defined spurs at the output of the PLL having a fundamental frequency equal to 1/D. A second accumulator 25 to which the instantaneous contents of the accumulator 24 is summed at each cycle of the divider output. The accumulator 25 performs a digital integration of the contents of the accumulator 24. For each clock cycle in which the second accumulator capacity is reached, the divider modulus is increased by one from its programmed value. On each succeeding clock cycle, the divider modulus is decreased by one from its programmed value. The net effect on the average fractional modulus J is equal to zero since counts are always added and subtracted in pairs. This operation has the effect of differentiating the output of the accumulator 25. The phase introduced to the loop by this mechanism is equivalent to the derivative of the integral of the first accumulator 24 contents. This compensation mechanism has the effect of minimizing low frequency components of the spurious waveform and enhancing components at or near 1/2 the synthesizer reference frequency fref. This is desirable since the PLL acts as a low pass filter and attenuates the high frequency components of the wave form. The fourier analysis of the output of the synthesizer 10 shows a substantial improvement in the generated spurs. The spur improvements may be furthered by increasing the capacity of the accumulators or the value of fractional denominator D. However, the increase in the value of D is limited by the number of bits allocated to the capacity of the accumulators 24 and 25. It may be appreciated that the optimal value for the offset varies with N, D and the required application. Since the spurs generated by the fractional N-synthesizer are predictable, a computer program could be written to determine optimal values of N, D, and offset value which provide the optimum spur characteristic for any desired frequency under a specific reference frequency and channel spacing requirement. These optimal values are stored in the memory 23.

    One of ordinary skill in the art will appreciate that the spur compensation only occurs for all the non-zero values of fractional numerator N. When N=0 there the phase perturbations due to the fractional division operation are nonexistent and accordingly there is no need for a fractional division operation.

    Referring to FIG. 3, a block diagram showing hardware implementation of the signal processor 17 is shown. The signal processor 17 is fully described in the pending U.S. patent application serial No. 07/499,102 filed on 3/26/1990 and assigned to the assignee of the present application which is hereby incorporated by reference. The signal processor includes an accumulators 44 and 45 having parallel inputs IN, clock input, positive and negative carry outputs N and P, and C bit contents. The parallel input IN of the accumulator 44 is coupled to the output of the A/D converter 18 of FIG. 1. The accumulator 44 performs a digital integration of the modulating signal 9 by sequentially adding the digital representation of the modulating signal in each clock cycle. The accumulator 44 has a pre-set capacity. When the contents of the accumulator 44 have reached the capacity, a positive carry or a negative carry is set depending on the polarity of the modulating signal 9. The capacity of the accumulator 44 is scaled such that it corresponds to a 2π radians phase addition to the loop. The accumulator 45 performs a digital integration of the contents of the first accumulator. The contents of the accumulator 45 represent the integral of the difference in phase between the modulating signal 9 and the signal which is modulated onto the carrier by the action of the accumulator 44. The scale of the second accumulator is set by the capacity of the accumulator. Capacity in the accumulator 45 represents the equivalent to 2π radians times clock cycles, where clock cycles is a unit of time. Each time the capacity of accumulator 45 is reached, the fractional modulus J is manipulated such that its value is increased by one from its steady state value for one clock cycle, then reduced by one from its steady state value on the subsequent clock cycle. This operation has the effect of differentiating the output of the second accumulator. The phase introduced to the loop by this mechanism is equivalent to the derivative of the integral of the accumulator 44 contents. The integration and differentiation of the phase perturbation substantially decreases the spurs generated by this type of phase modulation while allowing very low frequency modulation of the output frequency even though substantially high reference frequency is utilized. In the preferred embodiment of the invention a phasor relationship is established by combining the carry outputs of the accumulators 44 and 45 via the inverters 36 and 34, D flip-flops 42 and 38, and a binary encoder 41. It may be appreciated that the phasor relationship may be arbitrarily selected to accommodate any desired application. The output of the binary encoder 41 comprises a word B which defines the phasor relationship. A binary adder 43 adds the word B to the fractional modulus J and provides the loop divisor K. From the above description it may be appreciated that the loop divisor K is a comprise an instantaneously varying integer when the fractional numerator N is a non-zero value and/or the modulating signal 9 is present.

    When the output frequency fout is an integer multiple of the reference frequency fref, i.e. N=0, the instantaneous variations of loop divisor K due to modulating signal may cause spurs that are not compensated for by the fractional loop divider 21. This is because no spur compensation is provided by the fractional loop divider 21 when fractional numerator N=0.

    According to the present invention, for any desired frequency output fout, the reference divisor R is varied to provide a reference frequency fref which causes the fractional numerator N to be a non-zero value so as to cause the spur compensation means of the fractional loop divider 21 to be activated. Additionally, because the generated spurs by a fractional divider are predictable the reference divisor R is selected such that the generated spurs fall below the acceptable side band noise limits of the VCO 15. The value of the reference divisor R may be easily calculated for the side band noise limits of a particular VCO by utilizing well known computer programs which predict the generated spurs for a given reference divisor.

    In the preferred embodiment of the invention, the synthesizer 10 is required to operate within a frequency range of about 10 MHz to 950 MHZ which generally is the operational frequency range of a two-way radio. The channel spacing of the communication system that utilizes the frequency synthesizer 10 may comprises 25 kHz or 12.5 kHz channel spacing. Accordingly the value of reference frequency fref and fractional denominators D of the fractional loop divider 21 and the reference divider 12 must be selected such that in addition to non-zero requirement of fractional numerator N both channel spacing requirements of the synthesizer 10 are accommodated as well.

  8. #23
    Registriert seit
    09.08.2012
    Beiträge
    9
    As mentioned above, the fractional divider 12 generates predictable spurs which may be identified utilizing well known computer programs. The reference frequency fref and the divider ratio R therefore may be selected to generate spurs having amplitude and frequencies within a desired frequency band. For example, the reference frequency fref=2.225 and the corresponding reference divider R=7 49/89 is selected such that a a frequency resolution of 25 kHz, i.e. 2.225/89, maybe provided which accommodates a 25 kHz and 12.5 kHz channel spacing. Additionally, the generated spurs due to utilizing a reference divider R= 7 49/89 are found to be below the side band noise limits of the VCO 15. Referring to FIG 4. a frequency vs amplitude graph of the output of the VCO 15 for an exemplary fout=453.900 MHZ is shown. The horizontal axis of this graph illustrates the output frequency spectrum of the VCO 15 which includes the output frequency fout and the offset frequency spurs generated at 25 kHz intervals. The horizontal axis illustrates the amplitudes at the output frequency spectrum of the VC0 15. The level of predicted spurs at the offset frequencies is tabulated in the TABLE 1 below. Also included in the TABLE 1 are the 10 kHz VCO side band noise (SBN) at each of the off set spurs.

    It may be noted that in each 25 kHz offset frequency the contribution of the generated spur to the SBN of the VCO 15 is negligible. It may be appreciated by one of ordinary skill in the art that at worse case the 100 kHz spur is equal to -86 dbc, i.e.( -87dbc)+(-97dbc). This results in a degradation in the side band noise of about -11 dbc. However, in many communication application this level is well within the communication systems specifications, such as desense and adjacent channel selectivity which is generally specified at -85 dbc.

    Accordingly it may be appreciated that the reference divider R may be selected such that the generated spurs due to the fractional division of the synthesizer 10 fall below an spectral limit, such as the VCO side band noise.

  9. #24
    Registriert seit
    09.08.2012
    Beiträge
    9

    Gp300 vox

    Grummrl**

    Ja das mit dem externen Micro hab ich mitlerweile auch gefunden.

    Also das billigste, externe mit VOX Unterstützung bei der Bucht bestellt.

    Trotzdem Danke für die schnelle Info.

    Gruß Timo

  10. #25
    Registriert seit
    21.09.2009
    Beiträge
    2.678
    Hallo!

    Zitat Zitat von timoterror Beitrag anzeigen
    Grummrl**
    Dito!
    Diesen Text über das PLL-Prinzip hättest du knicken können.

    Wenn du unbedingt etwas sagen wolltest was zu diesem Text in Bezug steht, hätte auch ein Link gereicht.

    Tatsache: Den Wert des Referenzteilers in diesem Falle ist nur dann zu ändern, wenn man auf der programmierten Frequenz Störungen durch Eingepfeifstellen hat.

    Bei einfachen PLL's bestimmt die Referenzfrequenz die kleinste Kanalschrittweite.
    Bei sogenannten Fractinal-PLL's gilt das durch den dritten (Fractional-)Teiler nicht mehr so pauschal.

    Generell hat man daran nicht rumzupfuschen, wenn man nicht genau weis was man tut.

    Ebenso sollte man seine Flossen davon lassen solche Geräte auf Freenet oder PMR446 zu programmieren, wenn man weder weis wie man die Sendeleistung einstellt, und was es mit der Kanalbreite auf sich hat.

    Nix von allem dem ist durch Hobbyleute am Küchentisch realisierbar.
    Und nein...auch wenn ein billiges 20MHz-Oszilloskop etwas ist womit man als Hobbybastler prollen könnte...taugt auch nicht für sowas.

    Grüße aus Dortmund

    Jürgen Hüser

Aktive Benutzer

Aktive Benutzer

Aktive Benutzer in diesem Thema: 1 (Registrierte Benutzer: 0, Gäste: 1)

Berechtigungen

  • Neue Themen erstellen: Nein
  • Themen beantworten: Nein
  • Anhänge hochladen: Nein
  • Beiträge bearbeiten: Nein
  •